View ISL54230IRTZ-T_4985537.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

(R)
ISL54230
Data Sheet December 26, 2008 FN6825.0
Octal Multiprotocol Switch
The Intersil ISL54230 is a multiprotocol Quad Double-Pole Double-Throw (DPDT) analog switch that can operate from a single +2.0V to +5.5V supply. It contains eight SPDT (Single Pole/Double Throw) switches configured into four DPDT blocks. Each DPDT block is independently controlled by a logic input for Normally Open (NO) or Normally Closed (NC) switch configuration.The part is designed for switching or routing a combination of USB High-Speed, USB Full-Speed, digital, and analog signals in portable battery powered products. The digital inputs are 1.8V logic compatible when operated with a 2.7V to 3.6V supply. The ISL54230 has two switch enable pins to disable certain blocks of the switch. The ISL54230 is available in a 32 Ld TQFN 5mmx5mm package. It operates over a temperature range of -40 to +85C.
Features
* High Speed (480Mbps) and Full Speed (12Mbps) Signaling Capability per USB 2.0 * Compliant with USB 2.0 Short Circuit and Overvoltage Requirements Without Additional External Components * 1.8V Logic Compatible (+2.7V to +3.6V Supply) * Switch Terminals Overvoltage Protected Up to +5.5V * Enable Pin to disable Switch Blocks * Two DPDT 1/6 Switches * Two DPDT USB 2.0 FS/HS Capable Switches * USB Switch Low ON Capacitance. . . . . . . . . . . . . . . 12pF * USB Switch Low ON-Resistance. . . . . . . . . . . . . . . . . 6 * Single Supply Operation (VDD) . . . . . . . . . . +2.0V to +5.5V * Low Power Consumption (PD) . . . . . . . . . . . . . . . . . . 1A * Low I+ Current when VINH is not at the V+ Rail * Available in 32 Ld 5mmx5mm TQFN package * Pb-Free (RoHS Compliant)
Applications
* Cellular/Mobile Phones * PDA's * Digital Cameras and Camcorders * USB/UART/Audio Switching
Block Diagram
VDD COM1A IN1 COM1B 1 NO1A NC1A 6 NO1B NC1B COM2A IN2 COM2B HS_USB HS_USB NO2A NC2A NO2B NC2B COM3A IN3 COM3B HS_USB HS_USB NO3A NC3A NO3B NC3B COM4A IN4 COM4B OE1 OE2 6 1 NO4A NC4A NO4B NC4B GND
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2008. All Rights Reserved All other trademarks mentioned are the property of their respective owners.
ISL54230 Pinouts
ISL54230 (32 LD 5X5 TQFN) TOP VIEW
COM_3A COM_1B COM_2B 26 COM_3B OE2 OE1 *Refer to OE Control Truth Table, page 3 COM_4B COM_2A 25 24 23 22 21 *LEFT PLANE *RIGHT PLANE 20 19 18 17 NO_2A NC_2B NO_2B NC_1B NC_1A COM_1A NC_2A NO_1A 16 NO_1B
32 1 2 3 4 5 6 7 8 9 NO_4B
31
30
29
28
27
NC_4A COM_4A NC_3A NO_4A NO_3A NC_3B NO_3B NC_4B
10 IN4
11 GND
12 IN3
13 IN2
14 VDD
15 IN1
SWITCHES 1 AND 2 VDD NO1A COM1A 1 SWITCH NC1A COM1B 6 SWITCH NO1B NC1B USB HS SWITCH NO2A
SWITCHES 3 AND 4 VDD COM3A USB HS SWITCH NO3A NC3A COM3B USB HS SWITCH NO3B NC3B 1 SWITCH NO4A NC4A COM4B IN3 IN4 OE1 OE2 GND 6 SWITCH NO4B NC4B LOGIC CONTROL GND
COM2A
COM4A NC2A NO2B NC2B
COM2B IN1 IN2 OE1 OE2
USB HS SWITCH
LOGIC CONTROL
NOTE: Switches shown in Logic "0" position. Logic "0" when INx <0.5V
2
FN6825.0 December 26, 2008
ISL54230 OE Control Truth Table
OE1 0 0 1 1 OE2 0 1 0 1 SWITCH ON COM2x, COM3x COM3x, COM4x COM1x, COM2x ALL SWITCH OFF COM1x, COM4x COM1x, COM2x COM3x, COM4x NONE MODE PIN NAME USB Left Plane Right Plane All On COM_1A COM_1B COM_2A COM_2B COM_3A COM_3B COM_4A COM_4B NC_1A NC_1B INx 0 1 NOx OFF ON NCx ON OFF NC_2A NC_2B NC_3A NC_3B NC_4A
Pin Descriptions (Continued)
PIN NUMBER TQFN 23 28 25 26 32 31 2 29 24 17 22 19 3 6 1 8 21 16 20 18 5 7 4 9 DESCRIPTION HS Switch Common 1A HS Switch Common 1B HS Switch Common 2A HS Switch Common 2B 6 Switch Common 3A 1 Switch Common 3B 6 Switch Common 4A 1 Switch Common 4B Switch Normally Closed 1A Switch Normally Closed 1B Switch Normally Closed 2A Switch Normally Closed 2B Switch Normally Closed 3A Switch Normally Closed 3B Switch Normally Closed 4A Switch Normally Closed 4B Switch Normally Open 1A Switch Normally Open 1B Switch Normally Open 2A Switch Normally Open 2B Switch Normally Open 3A Switch Normally Open 3B Switch Normally Open 4A Switch Normally Open 4B
Logic "0" when 0.5V, Logic "1" when 1.4V with a 2.7V to 3.6V Supply.
Input Select Truth Table
Logic "0" when 0.5V, Logic "1" when 1.4V with a 2.7V to 3.6V Supply.
Pin Descriptions
PIN NAME VDD GND OE1 OE2 IN1 IN2 IN3 IN4 PIN NUMBER TQFN 14 11 27 30 15 13 12 10 DESCRIPTION
NC_4B NO_1A NO_1B Power Supply Pin NO_2A Ground Connection NO_2B Switch Enable Control 1 NO_3A Switch Enable Control 2 NO_3B Switch Input Select 1 NO_4A Switch Input Select 2 NO_4B Switch Input Select 3 Switch Input Select 4
Ordering Information
PART NUMBER (Note) ISL54230IRTZ-T* PART MARKING 54230 IRTZ TEMP. RANGE (C) -40 to +85 PACKAGE (Pb-Free) 32 Ld 5x5 TQFN (Tape and Reel) PKG. DWG. # L32.5x5A
*Please refer to TB347 for details on reel specifications. NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
3
FN6825.0 December 26, 2008
ISL54230
Absolute Maximum Ratings
VDD to GND. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to +6.5V Input Voltages NCx, NOx (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . - 0.3V to +6.5V INx, OEx (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to +6.5V Output Voltages COMx (Note 1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +6.5V Continuous Current (NC2x, NO3x) . . . . . . . . . . . . . . . . . . . . 40mA Continuous Current (NC1x, NO4x) . . . . . . . . . . . . . . . . . . . 150mA Peak Current (NC2x, NO3x) (Pulsed 1ms, 10% Duty Cycle, Max) . . . . . . . . . . . . . . . . . . 100mA Peak Current (NC1x, NO4x) (Pulsed 1ms, 10% Duty Cycle, Max) . . . . . . . . . . . . . . . . . . 300mA ESD Rating: Human Body Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .>8kV Machine Model . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .>400V Charged Device Model. . . . . . . . . . . . . . . . . . . . . . . . . . . . . .>2kV
Thermal Information
Thermal Resistance (Typical, Notes 2, 3) JA (C/W) JC (C/W) 32 Ld 5x5mm TQFN Package . . . . . . . 30 1.5 Maximum Junction Temperature (Plastic Package). . . . . . . +150C Maximum Storage Temperature Range . . . . . . . . . . . -65C to +150C
Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . -40C to +85C VDD Supply Voltage Range . . . . . . . . . . . . . . . . . . . +2.0V to +5.5V Logic Control Input Voltage . . . . . . . . . . . . . . . . . . . . . . . 0V to VDD Analog Signal Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . 0V to VDD
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
NOTES: 1. Signals on NCx, NOx, COMx, INx, and OEx exceeding VDD or GND by specified amount are clamped. Limit current to maximum current ratings. 2. JA is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379 for details. 3. For JC, the "case temperature" location is the center of the exposed metal pad on the package underside.
Electrical Specifications - 2.7V to 3.6V Supply Test Conditions: VDD = +2.7V, GND = 0V, VINxH = 1.4V, VINxL = 0.5V,
VOExH = 1.4V, VOExL = 0.5V, (Note 4), Unless Otherwise Specified PARAMETER ANALOG SWITCH CHARACTERISTICS USB HS Switch, COM2x and COM3x Analog Signal Range, VANALOG ON-Resistance, rON High Speed rON Matching Between Channels, rON, High Speed rON Flatness, RFLAT(ON) High Speed ON-Resistance, rON Full Speed rON Matching Between Channels, rON, Full-Speed rON Flatness, RFLAT(ON) Full-Speed ON-Resistance, RON VDD = 2.7V, VOEx = VOExH, ICOMx = 40mA, VNOx or VNCx = 0V to 400mV (see Figure 1) VDD = 2.7V, VOEx = VOExH, ICOMx = 40mA, VNOx or VNCx = Voltage at max rON, (Note 8) VDD = 2.7V, VOEx = VOExH, ICOMx = 40mA, VNOx or VNCx = 0V to 400mV, (Note 7) VDD = 2.7V, VOEx = VOExH, ICOMx = 1mA, VNOx or VNCx =0V to 2.7V (see Figure 1, Note 9) VDD = 2.7V, VOEx = VOExH, ICOMx = 1mA, VNOx or VNCx = Voltage at max RON over signal range of 0V to 2.7V (Note 8) VDD = 2.7V, VOEx = VOExH, ICOMx = 1mA, VNOx or VNCx = 0V to 1V (Note 7) VDD = 2.7V, VOEx = VOExH, ICOMx = 1mA, VNOx or VNCx = 0V to 1.8V (see Figure 1) Full 25 Full 25 Full 25 Full 25 Full 25 Full 25 Full 25 Full 25 Full 25 Full 0 -20 -100 -50 -100 8.3 9.25 0.11 0.22 1.45 1.8 130 150 1.2 2.6 4 5 128 140 4 4 VDD 150 178 20 100 50 100 V nA nA nA nA TEST CONDITIONS TEMP MIN MAX (C) (Notes 5, 6) TYP (Notes 5, 6) UNITS
OFF Leakage Current, INOx(OFF) or VDD = 3.6V, VOEx = Such that switch is disabled, INCx(OFF) VCOMx = 0.3V, 3.3V, VNOx = 3.3V, 0.3V, VNCx = 3.3V, 0.3V ON Leakage Current, ICOMx(ON) VDD = 3.6V, VOEx = VOExH, VCOMx = 0.3V, 3.3V, VNOx = 0.3V, 3.3V, VNCx = 0.3V, 3.3V
4
FN6825.0 December 26, 2008
ISL54230
Electrical Specifications - 2.7V to 3.6V Supply Test Conditions: VDD = +2.7V, GND = 0V, VINxH = 1.4V, VINxL = 0.5V,
VOExH = 1.4V, VOExL = 0.5V, (Note 4), Unless Otherwise Specified (Continued) PARAMETER TEST CONDITIONS TEMP MIN MAX (C) (Notes 5, 6) TYP (Notes 5, 6) UNITS 25 Full 2 100 2 nA A
Power OFF Leakage Current, ID+, ID- VDD = 0V, VNOx = 0V to 5.25V, VNCx= 0V to 5.25V, VINX = 0V, VOEX such that switch is disabled (see Figure 5) 1 Switch, COM1A and COM4A Analog Signal Range, VANALOG ON-Resistance, RON VDD = 2.7V, VOEx = VOExH, ICOMx = 100mA, VNOx or VNCx = 0V to 2.7V (see Figure 1, Note 9) VDD = 2.7V, VOEx = VOExH, ICOMx = 100mA, VNOx or VNCx = Voltage at max rON over signal range of 0V to 2.7V, (Note 8) VDD = 2.7V, VOEx = VOExH, ICOMx = 100mA, VNOx or VNCx = 0V to 2.7V (Note 7) VDD = 2.7V, VOEx = VOExH, ICOMx = 100mA, VNOx or VNCx = 0V to 1.8V (see Figure 1)
Full 25 Full 25 Full 25 Full 25 Full 25 Full 25 Full
0 -20 -150 -50 -300
1.26 1.5 0.05 0.07 0.37 0.37 1.3 1.4 4 10 -
VDD 1.5 1.74 0.52 0.6 20 150 50 300
V nA nA nA nA
rON Matching Between Channels, rON rON Flatness, RFLAT(ON)
ON-Resistance, RON
OFF Leakage Current, INOx(OFF) or VDD = 3.6V, VOEx = VOExL, VCOMx = 0.3V, 3.3V, INCx(OFF) VNOx = 3.3V, 0.3V, VNCx = 3.3V, 0.3V ON Leakage Current, ICOMx(ON) VDD = 3.6V, VOEx = VOExH, VCOMx = 0.3V, 3.3V, VNOx = 0.3V, 3.3V, VNCx = 0.3V, 3.3V
6 Switch, COM1B and COM4B Analog Signal Range, VANALOG ON-Resistance, rON VDD = 2.7V, VOEx = VOExH, ICOMx = 40mA, VNOx or VNCx = 0V to 2.7V (see Figure 1, Note 9) VDD = 2.7V, VOEx = VOExH, ICOMx = 40mA, VNOx or VNC x= Voltage at max rON over signal range of 0V to 2.7V, (Note 8) VDD = 2.7V, VOEx = VOExH, ICOMx = 40mA, VNOx or VNCx = 0V to 2.7V (Note 7) VDD = 2.7V, VOEx = VOExH, ICOMx = 40mA, VNOx or VNCx = 0V to 1.8V (see Figure 1) Full 25 Full 25 Full 25 Full 25 Full 25 Full 25 Full 0 -20 -100 -50 -130 8 9.2 0.08 0.3 1.9 1.9 8 8.8 4 4 VDD 9.2 10.8 2.8 3.3 20 100 50 130 V nA nA nA nA
rON Matching Between Channels, rON rON Flatness, RFLAT(ON)
ON-Resistance, RON
OFF Leakage Current, INOx(OFF) or VDD = 3.6V, VOEx = VOExL, VCOMx = 0.3V, 3.3V, INCx(OFF) VNOx = 3.3V, 0.3V, VNCx = 3.3V, 0.3V ON Leakage Current, ICOMx(ON) VDD = 3.6V, VOEx = VOExH, VCOMx = 0.3V, 3.3V, VNOx = 0.3V, 3.3V, VNCx = 0.3V, 3.3V
DYNAMIC CHARACTERISTICS USB HS Switch Skew, tSKEW VDD = 3.0V, VOEx = VOExH, RL = 45, CL = 10pF, tR = tF = 720ps at 480Mbps, Duty Cycle = 50% (see Figure 6) VDD =3.0V, VOEx = VOExH, RL = 45, CL = 10pF, tR = tF = 750ps at 480Mbps VDD = 3.0V, VOEx = VOExH, RL = 45, CL = 10pF (see Figure 6) VDD = 3.0V, RL = 50, f = 240MHz (see Figure 2) Signal = 50mVRMS, RL = 50 25 50 ps
Total Jitter, tJ Propagation Delay, tPD OFF-Isolation HS Switch -3dB Bandwidth,
25 25 25 25
-
210 250 -15 500
-
ps ps dB MHz
5
FN6825.0 December 26, 2008
ISL54230
Electrical Specifications - 2.7V to 3.6V Supply Test Conditions: VDD = +2.7V, GND = 0V, VINxH = 1.4V, VINxL = 0.5V,
VOExH = 1.4V, VOExL = 0.5V, (Note 4), Unless Otherwise Specified (Continued) PARAMETER OFF Capacitance, CNOxOFF or CNCxOFF COM ON Capacitance, CCOMxON 1 Switches Crosstalk OFF-Isolation Switch -3dB Bandwidth OFF Capacitance, CNOxOFF or CNCxOFF COM ON Capacitance, CCOMxON 6 Switches Crosstalk OFF-Isolation Switch -3dB Bandwidth OFF Capacitance, CNOxOFF or CNCxOFF COM ON Capacitance, CCOMxON VDD = 3.0V, RL = 50, f = 10MHz (see Figure 4) VDD = 3.0V, RL = 50, f = 10MHz (see Figure 2) 50mVRMS, RL = 50 f = 1MHz, VDD = 3.0V, VOEx = VOExH, VNOx or VNCx = 0V (see Figure 3) f = 1MHz, VDD = 3.0V, VOEx = VOExH, VNOx or VNCx = 0V (see Figure 3) 25 25 25 25 25 -67 50 310 6 15 dB dB MHz pF pF VDD = 3.0V, RL = 50, f = 10MHz (see Figure 4) VDD = 3.0V, RL = 50, f = 1MHz (see Figure 2) Signal = 50mVRMS, RL = 50 f = 1MHz, VDD = 3.0V, VOEx = VOExH, VNOx or VNCx = 0V (see Figure 3) f = 1MHz, VDD = 3.0V, VOEx = VOExH, VNOx or VNCx = 0V (see Figure 3) 25 25 25 25 25 -90 55 78 21 61 dB dB MHz pF pF TEST CONDITIONS f = 1MHz, VDD = 3.0V, VOEx = VOExH, VNOx or VNCx = 0V (see Figure 3) f = 1MHz, VDD = 3.0V, VOEx = VOExH, VNOx or VNCx = 0V (see Figure 3) TEMP MIN MAX (C) (Notes 5, 6) TYP (Notes 5, 6) UNITS 25 25 6.2 12.5 pF pF
POWER SUPPLY CHARACTERISTICS Power Supply Range, VDD Positive Supply Current, IDD VDD = 3.6V, VOEx = VINx = 0V, VNOx or VNCx = 0V, VCOMx = 0V VDD = 3.6V, VLogic = 1.8V, VNOx or VNCx = 0V, VCOMx = 0V. Driving one logic pin only. Full 25 Full 25 2.7 1 1.24 1 3.6 2 V A A A
Power Supply Current, IDD
DIGITAL INPUT CHARACTERISTICS Input Voltage Low, VINLx, VOELx Input Voltage High, VINHx, VOEHx Input Current Low, IINLx, IOELx Input Current High, IINHx, IOEHx NOTES: 4. Vlogic = Input voltage to perform proper function. 5. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. 6. Parameters with MIN and/or MAX limits are 100% tested at +25C, unless otherwise specified. Temperature limits established by characterization and are not production tested. 7. Flatness is defined as the difference between maximum and minimum value of on-resistance over the specified analog signal range 8. rON matching between channels is calculated by subtracting the channel with the highest max rON value from the channel with lowest max rON value, between NCx or NOx. 9. Limits established by characterization and are not production tested. VDD = 2.7V to 3.6V VDD = 2.7V to 3.6V VDD = 2.7V to 3.6V VDD = 2.7V to 3.6V Full Full Full Full 1.4 -50 -2 20 1 0.5 50 2 V V nA A
6
FN6825.0 December 26, 2008
ISL54230 Test Circuits and Waveforms
VDD C 50 SIGNAL GENERATOR rON = V1/Icom NOx OR NCx VNO/NC V1 COMx GND Repeat test for all switches. INx VIN ANALYZER RL COM GND IN 0V OR V+ VDD C
NO OR NC
Icom
Signal direction through switch is reversed, worst case values are recorded. FIGURE 2. OFF-ISOLATION TEST CIRCUIT
VDD C
FIGURE 1. rON TEST CIRCUIT
VDD C
NOx/NCx
50 SIGNAL GENERATOR
NO1/NC1
COM1
RL
INx IMPEDANCE ANALYZER COMx GND 0V OR VDD ANALYZER 50 VIN
INx
COMx GND
NOx/NCx
NC
COM is connected to NO or NC during ON capacitance measurement. FIGURE 3. CAPACITANCE TEST CIRCUIT
Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.
FIGURE 4. CROSSTALK TEST CIRCUIT
VDD
A
NOx OR NCx
5.25V INx
COMx GND
NOTE: OEx such that switch is disabled
FIGURE 5. POWER OFF LEAKAGE TEST CIRCUIT
7
FN6825.0 December 26, 2008
ISL54230 Test Circuits and Waveforms (Continued)
VDD tri 90% DIN+ DIN10% 50% tskew_i 90% 50% 10% tfi tro 90% OUT+ OUT10% 50% tskew_o 90% tf0 50% 10% GND |tro - tri| Delay Due to Switch for Rising Input and Rising Output Signals. |tfo - tfi| Delay Due to Switch for Falling Input and Falling Output Signals |tskew_0| Change in Skew through the Switch for Output Signals. |tskew_i| Change in Skew through the Switch for Input Signals. DINDIN+ 143 15.8 143 COM2B VINx 15.8 INx COM2A NO2A OR NC2A CL OUT+ 45 OUTCL 45 C
NO2B OR NC2B
FIGURE 6A. MEASUREMENT POINTS FIGURE 6. SKEW TEST
FIGURE 6B. TEST CIRCUIT
Detailed Description
The ISL54230 is a multiprotocol switch containing eight switches configured as a Quad DPDT. Each DPDT switch is independently controlled by a logic pin. The ISL54230 has four switches that are compliant in passing USB2.0 signals and four switches with low rON that can be used to pass analog or digital signals such as audio or UART. It is offered in a 32 Ld 5x5mm TQFN package for applications which require small package size such as cellphones and PDAs. The ISL54230 contains four switches capable of passing USB2.0 Full-Speed and High-Speed signals with minimal distortion, two 1 switches and two 6 switches for analog/digital signals. The USB capable switches were designed with low capacitance and high bandwidth to pass USB HS signals (480Mbps) with minimal edge and phase distortion. The 1 switches are designed for passing low bandwidth signals (<8MHz) and are ideal for switching power lines since the low ON-resistance minimizes power dissipation. The 6 switches are designed to pass audio or data signals up to 100MHz while maintaining a low rON for good THD performance. In addition to the four independent logic control pins that control each DPDT switch, the ISL54230 contains two Output Enable (OE) logic pins that permits the IC to disable certain switches giving the user a high degree of flexibility in signal routing. Please see "OE Control Truth Table" on page 3 for an explanation of the OE pins. All logic pins on the ISL54230 are 1.8V logic compatible up to a +3.3V supply.
Power Supply Considerations
The power supply connected to the VDD and GND pins provides the DC bias voltage necessary to operate the IC. The ISL54230 can be operated with a supply voltage in the range of +2.0V to +5.5V. For USB applications the supply voltage should be in the range of +3.0V to +5.5V to ensure proper signal levels on the USB data lines. A decoupling capacitor in the range 0.01F to 0.1F should be connected to the VDD supply pin of the IC to filter out any power supply noise that may be present on the supply lines. The capacitor should be place as closed as possible to the VDD pin.
Supply Sequencing and Power-On Reset Protection
Proper power supply sequencing is necessary to protect the ISL54230 from operating in fault conditions. The ISL54230 integrates Power-On Reset (POR) circuitry that prevents the switches from turning ON until the supply voltage is at least +1.4V. The POR has a 100mV hysteresis built in that will turn the switches OFF when the supply has gone below +1.3V. This function prevents signals from the switch input being passed to the output when the device operating voltage has not reached appropriate levels yet, protecting the switch from fault conditions. The POR circuitry also protects the switch from operating in a fault condition should the power supply to the IC drop below the POR threshold. Thus, the recommended operational supply voltage is within +2.0V to +5.5V. Operating at supply voltages below +2.0V may still be functional but the noise margin between the POR threshold
8
FN6825.0 December 26, 2008
ISL54230
and supply voltage will be reduced. The device may unexpectedly shut down if transient voltages trigger the POR. The two 6 switches are bi-directional analog switches that can pass rail-to-rail signals, making them well suited for analog or digital signal routing such as audio, UART or Full-Speed USB. The low ON-resistance of these switches are well suited for passing audio signals with good THD performance, even with low impedance loads such as 32 headphones (see Figure 24 for THD performance curves).
Overvoltage and Short Circuit Considerations
The ISL54230 should be protected from overvoltage conditions. The IC contains ESD protection diodes that are back biased from the switch terminals to ground. Negative voltages on the switch terminals that are large enough to forward-bias these ESD protection diodes will result in a large current flowing from ground that may destroy these diodes. Thus signals on the switch terminals should not swing below ground and cannot exceed the specified "Absolute Maximum Ratings" on page 4 for safe operation. The ISL54230 can have signals that go above the positive supply rail with no adverse effects up to +5.5V. The ESD protection circuitry permits the signal from going beyond the VDD supply (even with VDD = 0V) without inducing large leakage currents on the switch pins when the supply voltage is less than +5.5V. This feature complies with the USB 2.0 Specifications for short circuit protection in the event that the 5.25V VBUS line shorts to the USB signal lines. Note: When the supply voltage is above the POR threshold but below the VBUS voltage and a VBUS fault conditions occurs, the VBUS signal will be passed to the other side of the switch if the logic control pins are biased such that the switch is turned ON.
Logic Control Pins
The ISL54230 contains six logic control pins, IN1 through IN4 for independently controlling each DPDT switch and two OE enable pins. The logic control pins determine the state of the switches. Refer to the "Input Select" and "OE Control" Truth Tables on page 3. When the OEx control pins are logic LOW, only the switches on COM2x and COM3x are active and the switch state determined by IN2 and IN3 respectively. When the OEx control pins are logic HIGH, all switches are active and the switch state determined by the INx control pins. When the OEx control pins are in opposing logic states either COM1x and COM2x are active or COM3x and COM4x are active depending on what states OE1 and OE2 are at. The active switches are controlled by the respective INx control pin. This feature is useful for applications that interface the ISL54230 to Master/Slave devices or controlling two SIM cards in Dual SIM Card cellphones. The OEx control pins permit total deactivation of each half of the switch blocks to disable devices connected to those switches. LOGIC CONTROL VOLTAGE LEVELS OEx = Logic "0" (Low) when VOEx 0.5V OEx = Logic "1" (High) when VOEx 1.4V INx = Logic "0" (Low) when VINx 0.5V INx = Logic "1" (High) when VINx 1.4V The logic control pins are +1.8V CMOS logic compatible (0.45V VOLMAX and 1.35V VOHMIN) for supply voltages from +1.8V to +3.6V. over a supply range of 1.8V to 3.3V (see Figure 23). At 3.6V the VIL level is 0.5V maximum. This is still below the 1.8V CMOS guaranteed low output maximum level of 0.45V, but noise margin is reduced. At 3.6V the VIH level is 1.4V minimum. While this is above the 1.8V CMOS guaranteed high output minimum of 1.35V under most operating conditions the switch will recognize this as a valid logic high. The digital input stages draws a larger supply current whenever the digital input voltage is not at one of the supply rails. Driving the digital input signals from GND to V+ with a fast transition time minimizes power dissipation. The ISL54230 has been designed to minimize the supply current whenever the digital input voltage is not driven to the supply rails (0V to V+). For example driving the device with 1.8V logic high while operating with a 3.6V supply the device draws only 1A of current.
FN6825.0 December 26, 2008
USB Switches (COM2x and COM3x)
The four USB FS and HS capable switches are bi-directional analog switches that can pass rail-to-rail signals with minimal distortion. With a 3.0V power supply these switches have a nominal ON-resistance of 6 in the 0V to 400mV signal range. The low capacitance and high bandwidth of the switches makes them ideal for USB applications. They are specifically designed to pass both USB FS (12Mbps) and USB HS (480Mbps) differential signals while meeting the USB 2.0 signal quality eye diagrams (Figures 25 and 26). The USB switches are designed with integrated protection circuitry for fault conditions as defined in the USB 2.0 Specifications-Section 7.1.1. If a condition where VBUS (5.25V) is shorted to the D+ or D- pin this will not damage the device, even without power to the IC.
1 Switches (COM1A and COM4A) And 6 Switches (COM1B and COM4B)
The two 1 switches are bi-directional analog switches that can pass rail-to-rail signals, making them well suited for analog or digital signal routing. The low ON-resistance of the switches makes them ideal for switching ON/OFF power supply lines for applications that interface with devices that require power (ie: SIM cards or flash memory devices). With a ON-resistance of 1 the power dissipation through the switch is minimal.
9
ISL54230 Application Block Diagram
VDD COM1A IN1 COM1B MAIN MICROPHONE
NO1A NC1A NO1B NC1B
EAR BUD MICROPHONE
COM2A IN2 COM2B
NO2A NC2A NO2B NC2B
BASEBAND CODEC
MULTIMEDIA CODEC
NO3A USB CONNECTOR COM3A IN3 COM3B NC3B USB TRANSCEIVER B NC3A NO3B USB TRANSCEIVER A
AUDIO JACK
COM4A IN4 COM4B OE1 OE2
NO4A NC4A NO4B NC4B GND AUDIO CODEC A
AUDIO CODEC B
CONTROLLER OR BASEBAND PROCESSOR
Typical Performance Curves TA = +25C, Unless Otherwise Specified
10 VDD = 3.0V 9 8 7 rON () +25C 6 -40C 5 4 3 5.5 5.0 4.5 +3.6V ICOM = 40mA +85C 7.0 6.5 +3V 6.0 +2.7V 7.5 8.0 T = +25C ICOM = 40mA
rON ()
0
0.05
0.10
0.15
0.20
0.25
0.30
0.35
0.40
0.45
0
0.05
0.10
0.15
VCOM (V)
0.20 0.25 VCOM (V)
0.30
0.35
0.40
0.45
FIGURE 7. ON-RESISTANCE vs SWITCH VOLTAGE; COM2x AND COM3x
FIGURE 8. ON- RESISTANCE vs SWITCH VOLTAGE, COM2, COM3
10
FN6825.0 December 26, 2008
ISL54230 Typical Performance Curves TA = +25C, Unless Otherwise Specified (Continued)
160 VDD = 3.0V 140 120 100 rON () 80 60 40 20 0 0 +85C +25C -40C rON () ICOM = 1mA 140 120 100 80 60 40 20 0 0 +2.7V +3V +3.6V 160 T = +25C ICOM = 1mA
0.5
1.0
1.5 2.0 VCOM (V)
2.5
3.0
3.5
0.5
1.0
1.5
2.0 2.5 VCOM (V)
3.0
3.5
4.0
FIGURE 9. ON-RESISTANCE vs SWITCH VOLTAGE; COM2x AND COM3x
2.50 VDD = 3.0V 2.25 2.00 1.75 rON () ICOM = 100mA
FIGURE 10. ON-RESISTANCE vs SWITCH VOLTAGE; COM2x AND COM3x
2.50 2.25 2.00 1.75 rON () 1.50 +2.7V 1.25 1.00 +3V +3.6V T = +25C ICOM = 100mA
1.50 1.25
+85C +25C
1.00 0.75 0.50 0 0.5 1.0 1.5 2.0 2.5
-40C 0.75 0.50
3.0
3.5
0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
VCOM (V)
VCOM (V)
FIGURE 11. ON-RESISTANCE vs SWITCH VOLTAGE; COM1A AND COM4A
FIGURE 12. ON-RESISTANCE vs SWITCH VOLTAGE;, COM1A AND COM 4A
12 VDD = 3.0V 11 10 +85C 9 rON () rON () 8 7 6 5 4 3 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 -40C +25C ICOM = 100mA
12 11 10 9 8 7 6 +3.6V 5 4 3 0 0.5 1.0 1.5 2.0 2.5 VCOM (V) 3.0 3.5 4.0 +2.7V +3V T = +25C ICOM = 100mA
VCOM (V)
FIGURE 13. ON-RESISTANCE vs SWITCH VOLTAGE; COM1B AND COM4B
FIGURE 14. ON-RESISTANCE vs SWITCH VOLTAGE; COM1B AND COM4B
11
FN6825.0 December 26, 2008
ISL54230 Typical Performance Curves TA = +25C, Unless Otherwise Specified (Continued)
1 0 -1 NORMALIZED GAIN (dB) -2 -3 -4 -5 -6 VDD = 3.0V VIN = 0dBm 100mVDC OFFSET RL = 50 1M 10M 100M FREQUENCY (Hz) 1G OFF-ISOLATION (dB) 0 -10 -20 -30 -40 -50 -60 -70 -80 -90 -100 1k 10k 100k 1M FREQUENCY(Hz) 10M 100M 1G VDD = 3.0V VIN = 50mVRMS RL = 50
FIGURE 15. FREQUENCY RESPONSE; COM2x and COM3x
FIGURE 16. OFF-ISOLATION; COM2x and COM3x
1
0 -10 VDD = 3.0V VIN = 50mVRMS -20 OFF-ISOLATION (dB) -30 -40 -50 -60 -70 -80 -90 10M 100M FREQUENCY (Hz) 1G -100 1k 10k 100k 1M FREQUENCY(Hz) 10M 100M RL = 50
0 NORMALIZED GAIN (dB)
-1
-2
-3 VDD = 3.0V -4 VIN = 50mVRMS RL = 50 -5 1M
FIGURE 17. FREQUENCY RESPONSE; COM1A AND COM4A
FIGURE 18. OFF-ISOLATION; COM1A AND COM4A
1
0 -10 VDD = 3.0V VIN = 50mVRMS RL = 50
0 NORMALIZED GAIN (dB) OFF-ISOLATION (dB) 10M 100M FREQUENCY (Hz) 1G
-20 -30 -40 -50 -60 -70 -8 0 -90 -100 1k
-1
-2
-3 VDD = 3.0V -4 VIN = 50mVRMS RL = 50 -5 1M
10k
100k 1M FREQUENCY (Hz)
10M
100M
FIGURE 19. FREQUENCY RESPONSE; COM1B and COM4B
FIGURE 20. OFF-ISOLATION; COM1B and COM4B
12
FN6825.0 December 26, 2008
ISL54230 Typical Performance Curves TA = +25C, Unless Otherwise Specified (Continued)
0 VDD = 3.0V -20 CROSSTALK (dB) VIN = 0dBm CROSSTALK (dB) COM3A TO COM4A RL = 50 -20 0 VDD = 3.0V VIN = 0dBm COM3A TO COM4B RL = 50
-40
-40
-60
-60
-80
-80
-100
-100
-120 1M
10M 100M FREQUENCY (Hz)
1G
-120 1M
10M 100M FREQUENCY (Hz)
1G
FIGURE 21. CROSSTALK
FIGURE 22. CROSSTALK
0.95 0.90 THRESHOLD VOLTAGE (V) 0.85 0.80 THD + N (%) 0.75 0.70 0.65 0.60 0.55 0.50 2.6 2.7 2.8 2.9 3.0 3.1 3.2 3.3 3.4 SUPPLY VOLTAGE (V) 3.5 3.6 3.7
0.20 0.18 COM1B AND COM 4B 0.16 0.14 0.12 0.10 0.08 0.06 0.04 0.02 0 20 100 200 1k 2k FREQUENCY (Hz) 10k 20k COM1A AND COM 4A VDD = 3.3V VIN = 100mVRMS WITH 1.5VDC OFFSET RL = 32
FIGURE 23. LOGIC INPUT THRESHOLD VOLTAGE vs SUPPLY VOLTAGE
FIGURE 24. TOTAL HARMONIC DISTORTION vs FREQUENCY
13
FN6825.0 December 26, 2008
ISL54230 Typical Performance Curves TA = +25C, Unless Otherwise Specified (Continued)
VDD = 3.3V
VOLTAGE SCALE (0.5V/DIV)
TIME SCALE (10ns/DIV)
FIGURE 25. EYE PATTERN: 12Mbps; COM2x or COM3x SWITCH IN THE SIGNAL PATH
14
FN6825.0 December 26, 2008
ISL54230 Typical Performance Curves TA = +25C, Unless Otherwise Specified (Continued)
VDD = 3.3V
VOLTAGE SCALE (0.1V/DIV)
TIME SCALE (0.2ns/DIV)
FIGURE 26. EYE PATTERN: 480Mbps; COM2x or COM 3x SWITCH IN THE SIGNAL PATH
Die Characteristics
SUBSTRATE POTENTIAL (POWERED UP): GND TRANSISTOR COUNT: 1216 PROCESS: Submicron, Dual Gate, Analog CMOS
15
FN6825.0 December 26, 2008
ISL54230 Thin Quad Flat No-Lead Plastic Package (TQFN) Thin Micro Lead Frame Plastic Package (TMLFP)
2X A D D/2 0.15 C A
L32.5x5A
32 LEAD THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE (COMPLIANT TO JEDEC MO-220WJJD-1 ISSUE C) MILLIMETERS SYMBOL
2X
MIN 0.70 -
NOMINAL 0.75 0.20 REF
MAX 0.80 0.05
NOTES -
A
0.15 C B
6 INDEX AREA
N 1 2 3 E/2 E
A1 A3 b D D2 E
0.18
0.25 5.00 BSC
0.30
5, 8 -
3.30
3.45 5.00 BSC 5.75 BSC
3.55
7, 8 9
TOP VIEW
B
E1 E2 e
A
3.30
3.45 0.50 BSC
3.55
7, 8 -
k
/ / 0.10 C 0.08 C
0.20 0.30
0.40 32 8 8
0.50
8 2 3 3 Rev. 2 05/06
C
L N Nd Ne
SEATING PLANE
SIDE VIEW
A3
A1
NX b D2 D2 2
5 0.10 M C A B 7 8 NX k N
(DATUM B)
(DATUM A) (Ne-1)Xe REF. 8
6 INDEX AREA
E2 3 2 1 NX L N 8 e (Nd-1)Xe REF. BOTTOM VIEW E2/2
7
NOTES: 1. Dimensioning and tolerancing conform to ASME Y14.5m-1994. 2. N is the number of terminals. 3. Nd and Ne refer to the number of terminals on each D and E. 4. All dimensions are in millimeters. Angles are in degrees. 5. Dimension b applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 6. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature. 7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance. 8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.
A1 NX b 5
SECTION "C-C"
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 16
FN6825.0 December 26, 2008

▲Up To Search▲

Price & Availability of ISL54230IRTZ-T

	To Download ISL54230IRTZ-T Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .